Analysis of DLL Jitter Affected by Power Supply Noise on Power Distribution Network
نویسندگان
چکیده
In this paper, we analyze a noise-to-jitter transfer function on DLL (Delay Locked Loop) considering power supply noise effects on PDN (Power Distribution Network). Noise-tojitter transfer function of DLL circuit can be estimated by using single-tone power supply noise analysis. Noise transfer function through the PDN can be obtained from transfer impedance of hierarchical PDN using TLM (Transmission Line Matrix) method and 2.5D PCB simulator. Therefore, the power supply noise-to-jitter transfer function considering PDN effect can be acquired to combine the two previous transfer functions. Finally, we can verify the methods to reduce peak value of jitter transfer function using an optimized bias filter capacitor in DLL circuit and designed low inductance of hierarchical PDN.
منابع مشابه
Low-Jitter Clock Multiplication: A Comparison Between PLLs and DLLs
This paper shows that, for a given power budget, a practical phase-locked loop (PLL)-based clock multiplier generates less jitter than a delay-locked loop (DLL) equivalent. This is due to the fact that the delay cells in a PLL ring-oscillator can consume more power per cell than their counterparts in the DLL. We can show that this effect is stronger than the notorious jitter accumulation effect...
متن کاملA 600kHz to 1.2GHz all-digital delay-locked loop in 65nm CMOS technology
This paper presents an ultra-wide-range all-digital delaylocked loop (DLL). The proposed DLL uses a novel delay circuit which uses the transistor’s leakage current in advanced CMOS process to generate a very large propagation delay. Thus, the proposed DLL can operate at very low frequency with small chip area and low power consumption. The proposed DLL can operate from 600 kHz to 1.2GHz in the ...
متن کامل250 MHz Multiphase Delay Locked Loop for Low Power Applications
Received Mar 17, 2017 Revised Sep 8, 2017 Accepted Sep 20, 2017 Delay locked loop is a critical building block of high speed synchronous circuits. An improved architecture of amixed signaldelay locked loop (DLL) is presented here. In this DLL, delay cell based on single ended differential pair configuration is used for voltage controlled delay line (VCDL) implementation. This delay cell provide...
متن کاملJitter in DLL-Based Clock Multipliers caused by Delay Cell Mismatch
This paper describes the jitter problem in DLL-based clock multipliers that arises due to stochastic mismatch in the delay cells that are used in the Voltage Controlled Delay Line of the DLL [1]. An analysis is presented that relates the stochastic spread of the delay of the cells to the output jitter of the clock multiplier. This analysis shows that relative time deviations are highest in the ...
متن کامل13th Int'l Symposium on Quality Electronic Design
In modern VLSI circuits, a large number of clock buffers are inserted in clock distribution networks, which are significantly affected by process and power supply noise variations. The combined effect of process variations and power supply noise on clock skew and jitter is investigated in this paper. A statistical model of skitter, which consists of skew and jitter, is proposed. Clock paths wit...
متن کامل